

A 1–20-GHz All-Digital InP HBT Optical Wavelength Synthesis IC

Eli Bloch, Hyunchul Park, Mingzhi Lu, Thomas Reed, Zach Griffith, Leif A. Johansson, *Member, IEEE*, Larry A. Coldren, *Life Fellow, IEEE*, Dan Ritter, and Mark J. Rodwell, *Fellow, IEEE*

Abstract—An integrated circuit (IC) for heterodyne optical phase locking in a 1–20-GHz offset range is hereby reported. The IC, implemented in a 500-nm InP HBT process, contains an emitter coupled logic digital single-sideband mixer to provide phase locking at a ± 20 -GHz offset frequency, and a wideband phase-frequency detector designed to provide loop acquisition up to ± 40 -GHz initial frequency offset. The all-digital IC design has phase-frequency detection gain independent of IC process parameters or optical signal levels, and provides a wide offset locking range. A 100-ps delay decreases the overall loop delay, making wideband loop filter design possible. In addition, a medium-scale high-frequency logic design methodology is presented and fully discussed.

Index Terms—Bipolar integrated circuits (ICs), high-speed ICs, microwave circuits, mixers, optoelectronic devices, phase-locked loops (PLLs), wavelength division multiplexing.

I. INTRODUCTION

THE ever-growing data volume transmitted through the optical fiber communication systems requires increasingly efficient transmission and receiving techniques. Coherent communication methods have been of a great interest due to their superior noise performance comparing to the direct-detection ones. However, coherent communication is mainly based on a free-running optical local oscillator (LO) and digital processing after detection for data and clock recovery. Wavelength-division-multiplexed (WDM) optical communications systems use optical resonators coupled to diode lasers to produce optical channel spacing, typically ~ 50 GHz. The WDM receiver, in

turn, is implemented by optical filters to separate the channels. In marked contrast, in microwave systems, frequencies are precisely determined by phase-locked loop (PLL)/synthesis techniques, allowing close frequency spacing of communications channels and efficient use of the spectrum. Using optical PLLs [1], [2], pairs of lasers can be locked in both optical phase and frequency. By introducing frequency offsets within the optical PLL, the frequency difference between a pair of lasers can be set to this injected frequency, allowing wavelength spacing within WDM, LIDAR, and other optical systems to be set precisely and under digital control. This is optical wavelength synthesis.

Due to the large optical frequency (e.g., 193 THz for a 1550-nm laser), frequency-division techniques cannot be used for frequency synthesis. Due to the large ratio of optical oscillator frequency to the typical loop bandwidth in optical PLLs (~ 200 MHz–1 GHz), it is also much more difficult to force the loop to lock. The large initial frequency offset between lasers forces development of frequency difference detectors operating over a 100-GHz bandwidth. To get a large loop bandwidth, yet preserving stability, the loop delay must be minimized [3]. One factor determining loop delays is the speed-of-light propagation delay on both optical waveguides and electrical interconnects. To minimize this delay, the loop must be physically small. This goal is best achieved by monolithic integration. Previously reported optical PLLs [1], [2], [4]–[6] have used an optical interferometer, which measures the sign of the phase offset between the two lasers. This is insufficient to extract the sign of the laser frequency offset, information required for either frequency offset detection or for frequency offset locking with an unambiguous sign to the frequency offset. By measuring both the sine and cosine of the laser phase offset in a quadrature-phase (I/Q) interferometer, both in-phase and quadrature-phase components of the offset signal are measured. This allows both measurement of frequency offset and use of a single-sideband (SSB) mixer to perform offset locking with controlled frequency offset magnitude and sign. Fan *et al.* [7] reported heterodyne phase locking of lasers using an external cavity. This work permits rapidly tunable phase-locked systems and does not require the addition of external optics.

Table I. summaries important milestones in optical offset phase locking.

An optical PLL contains a photonic integrated circuit (PIC) comprising a widely tunable sample grating distributed Bragg feedback (SG-DBR) laser, an I/Q detector including a star-coupler [8] and photodiodes, a microwave electrical integrated circuit (EIC) containing frequency offset control and phase-frequency detectors—reported in this study and recently reported

Manuscript received June 08, 2012; revised October 02, 2012; accepted October 15, 2012. Date of publication December 04, 2012; date of current version January 17, 2013. This work was supported by the Defense Advanced Research Projects Agency (DARPA) under the PICO program. This paper is an expanded paper from the IEEE MTT-S International Microwave Symposium, Montreal, QC, Canada, June 17–22, 2012.

E. Bloch and D. Ritter are with the Microelectronics Research Center, Department of Electrical Engineering, Technion–Israel Institute of Technology (IIT), Haifa 32000, Israel (e-mail: bledi@tx.technion.ac.il; ritter@ee.technion.ac.il).

H. Park, M. Lu, T. Reed, L. A. Johansson, L. A. Coldren, and M. J. Rodwell are with the Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA 93106 USA (e-mail: hcpark@ece.ucsb.edu; mlu@ece.ucsb.edu; treed@ece.ucsb.edu; leif@ece.ucsb.edu; coldren@ece.ucsb.edu; rodwell@ece.ucsb.edu).

Z. Griffith is with Teledyne Scientific and Imaging, Thousand Oaks, CA 91360 USA (e-mail: zgriffith@teledyne-si.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TMTT.2012.2226599

TABLE I
 HETERODYNE OPTICAL PHASE LOCKING—PARALLEL STUDIES

Work (year)	Loop Delay	Frequency detection	Single side-band locking	Comments
[1] R.J. Steed (2011)	1 ns	No	No	Hybrid XOR gate
[5] L.N. Langley (1999)	380 ps	No	No	Hybrid mixer and PD
[4] U. Gliese (1992)	400 ps	No	No	
[11] M. Lu (2012) using the reported IC	200 ps	Yes	Yes	Fully integrated SSB Mixer and PFD

in [9], and a high-frequency (500 MHz), low-delay feed-forward-compensated op-amp loop-filter [10]. PIC design and optical wavelength synthesis results are reported in [11]. Here, we report the design methodology and performance of an InP HBT optical wavelength synthesis IC comprised of a 1–20-GHz *digital* SSB mixer and a ± 40 -GHz phase-frequency difference detector (PFD). The digital design eliminates the dependence of loop bandwidth on optical signal levels (i.e., input photocurrent magnitudes) and enables a wide frequency locking range. In this paper, optical heterodyne locking methods and considerations are examined, a novel digital mixing technique is in-depth analyzed, and design methodologies of complex high-frequency digital ICs are discussed.

II. OPTICAL SYNTHESIZER DESIGN

Optical and electrical PLLs differ fundamentally in that the ratio of carrier frequency to loop bandwidth is a ratio of $\sim 10^4 : 1$ larger in optical than in electrical PLLs. This vast ratio of oscillator frequency to loop bandwidth has a profound impact upon the range of wavelengths over which an optical PLL will acquire lock, and greatly impairs the rate both at which the optical PLL can scan its frequency and its absolute frequency tuning range.

The wide (~ 200 GHz) frequency tuning range of semiconductor lasers, of great value in tunable sources, imposes the demand for very wide bandwidth electronics. The initial frequency offset between reference and controlled lasers may exceed 200 GHz, approaching the range of operation of electronic amplifiers and far beyond the control bandwidth of feedback loops. To acquire a homodyne lock, the beat note between lasers must fall within the PLL loop bandwidth f_{PLL} . In fact, PLLs have a maximum locking range of $\Delta f_{\text{lock}} \sim 3f_{\text{PLL}}$, as noted by Razavi [12]. Attempts to increase the locking range by dividing the beat note frequency using a frequency divider have two main drawbacks: an increase in a loop delay due to an introduction of a divider into a loop, and a disability of the divider to operate in an absence of a beat note, when the loop is locked.

A simplified offset locked optical PLL block diagram is presented in Fig. 1. The loop is comprised of an optical interferometer acting as a phase detector, a microwave mixer to apply frequency offset (Δf_{ext}), and a loop-filter to control the loop bandwidth and dynamics. For a reference laser frequency f_R




Fig. 1. Simplified optical PLL block diagram.

and a slave laser frequency f_L , the photodiodes output current, given by (1), is proportional to $\cos(\Delta\theta(t))$. Here, E_R , θ_R , and f_R are the electric field amplitude, phase, and frequency of the reference laser, while E_L , θ_L , and f_L are those of the locked laser, and $\Delta\theta(t) = 2\pi\Delta f t + \Delta\theta_0$, where $\Delta f = f_R - f_L$ and $\Delta\theta_0 = \theta_R - \theta_L$

$$I_{\text{PD}} \propto \left| E_R e^{j(2\pi f_R t + \theta_R)} + E_L e^{j(2\pi f_L t + \theta_L)} \right|^2 = |E_R|^2 + |E_L|^2 + 2|E_R||E_L| \cos(\Delta\theta(t)) \quad (1)$$

$$K_{\text{PD}} = I_{\text{PD}} = 2|E_R||E_L| \cos(\Delta\theta(t)) \stackrel{\Delta\theta(t) \ll 1}{\approx} 2|E_R||E_L|. \quad (2)$$

Since $\cos(\Delta\theta(t)) = \cos(-\Delta\theta(t))$, the frequency offset sign cannot be extracted unambiguously; hence, measurement or control of the sign of the frequency offset is not possible. In addition, such loop topology imposes phase detection gain, K_{PD} , directly proportional to the product of reference and LO laser field intensities (2). This makes the PLL open loop gain, and hence, bandwidth dependent upon optical intensity, potentially subjecting the loop to instability for varying component parameters or operating conditions.

The microwave mixer downconverts the beat note to $\cos(2\pi(\Delta f - \Delta f_{\text{ext}})t + \Delta\theta_0)$. Since the downconverted signal frequency falls within the loop bandwidth range, the loop lock the lasers with Δf_{ext} offset.

In a type II PLL, which has a zero steady-state error in response to a ramp input, the loop filter includes an integrator with a compensating zero, with a loop filter current gain transfer function of $(1 + \tau_1 s)/\tau_2 s$, where τ_1 and τ_2 are integration and zero time constants. Given this filter transfer function, the overall PLL loop transmission is as in (3). A laser operates as a current-controlled oscillator (CCO) whose tuning coefficient is defined as $K_{\text{CCO}} = df_L/dI$. As with a voltage-controlled oscillator (VCO), the CCO provides additional integration in the loop transmission.

The loop bandwidth, f_{PLL} , is the frequency for which $\|T(2\pi j f_{\text{PLL}})\| = 1$ approximated by (4) and determined by the loop-filter time constants, phase-detection gain, and the laser's current-to-frequency conversion gain

$$T(s) = K_{\text{PD}} \frac{K_{\text{CCO}}}{s} \frac{1 + \tau_1 s}{\tau_2 s} \quad (3)$$

$$f_{\text{PLL}} \approx \frac{\tau_1}{2\pi\tau_2} K_{\text{PD}} K_{\text{CCO}}. \quad (4)$$




Fig. 2. General diagram of an optical PLL consisting of reference and locked lasers, four-phase optical mixing, offset frequency injection with an SSB mixer, PFD, and loop filter.

To measure the sign of the frequency offset, both the in-phase (I) and quadrature-phase (Q) [(5) and (6)] components of lasers offset beat-note are required. Since a simple optical interferometer provides only the in-phase component, I_{PD} , a 90° optical hybrid [8] should be used

$$I \propto \left| E_R e^{j(2\pi f_R t + \theta_R)} + E_L e^{j(2\pi f_L t + \theta_L)} \right|^2 = |E_R|^2 + |E_L|^2 + 2|E_R||E_L| \cos(\Delta\theta(t)) \quad (5)$$

$$Q \sim \left| E_R e^{j(2\pi f_R t + \theta_R)} + E_L e^{j(2\pi f_L t + \theta_L + \frac{\pi}{2})} \right|^2 = |E_R|^2 + |E_L|^2 + 2|E_R||E_L| \sin(\Delta\theta(t)). \quad (6)$$

A PLL will not by itself acquire lock if the initial reference-slave lasers offset frequency exceeds the required final offset frequency by ~ 2 – 3 times the PLL loop bandwidth f_{PLL} [12]. At $\lambda = 1550$ nm, $\pm 0.02\%$ wavelength detuning corresponds to a ± 39 -GHz offset frequency, much larger than the ~ 1 -GHz f_{PLL} , feasible given typical laser tuning characteristic [11] and minimum delays, achievable by a discrete loop. Hence, in order to obtain initial lock, the lasers should be manually brought into the locking range, and if the lock is lost, it will not be automatically obtained again.

The I/Q signals provided for the offset sign control allow designing a loop with an ability to measure the initial loop frequency detuning using a PFD [13]; the initial lasers detuning can then be as large as that of the available photodetectors and integrated circuit (IC) bandwidths, about ± 100 GHz. The time to acquire frequency lock is set by the loop bandwidth operating in frequency-control mode and its damping factor.

Fig. 2 suggests a block diagram of an analog optical PLL loop with a SSB mixer for offset sign control, and a phase-frequency detection mechanism to extend the frequency locking acquisition range. In this optical PLL, the reference and slave laser are mixed at (0° , 90° , 180° , 270°) phase offsets and detected by photodiodes, producing photocurrents proportional to the cosine (I) and sine (Q) [(5) and (6)] of the optical phase difference. The coupler and photodiodes thus form an I/Q mixer.

To control optical frequency offset spacing, the slave laser must be locked to a controlled positive or negative frequency offset from that of the reference laser. The offset is introduced by shifting the I/Q photodetector signal frequencies using a two-




Fig. 3. Digital block diagram of the electrical PLL IC, consisting of input limiter amplifiers, a digital SSB mixer implemented with 180° and 90° rotation blocks, and a PFD.

stage (Weaver) SSB mixer implemented using quadrature optical and microwave mixers. The microwave offset reference LO, provided by a microwave synthesizer, thus controls the optical frequency spacing.

A Quadratic correlator PFD [14] provides an error signal proportional to the offset frequency [see (7)]. The first term of (7) is responsible for the phase detection, when $\Delta f = 0$, and provides a 180° period characteristic. In case of $\Delta f \neq 0$, the second term of the equation provides a frequency detection indication with detection range set by the τ delay

$$I'(t)Q'(t-\tau) = \cos(2\pi\Delta f t + \Delta\theta_0) \sin(2\pi\Delta f(t-\tau) + \Delta\theta_0) = 0.5 \sin(4\pi\Delta f t - 2\pi\Delta f\tau + 2\Delta\theta_0) + 0.5 \sin(2\pi\Delta f\tau). \quad (7)$$

The analog optical PLL loop will only operate well for I/Q signals within the linear range of the mixers and any amplifiers between them and the photodetectors. Given variable photocurrents, this will require automatic gain control (AGC). Even with such AGC, the phase detection gain, K_{PD} , will still depend upon the reference and slave lasers optical intensity. It is also difficult to design a wideband SSB mixer using standard analog topologies since these require cosine and sine components of the RF signals [15], and hence, 90° phase shifters. Such phase shifters are generally narrowband. To obtain a wide offset locking frequency range, a digital frequency translation technique was developed.

III. THEORY AND DESIGN

A. Operation Principles

To enable tuning of a frequency offset over a wide ± 1 to ± 20 -GHz bandwidth, and to reduce the dependency on the photocurrents from the PIC, an all-digital SSB mixer is proposed (Fig. 3). The I/Q photocurrents generated by the PIC detectors are converted to digital levels using a chain of limiting amplifiers. Since the mixer and phase/frequency detector are entirely digital, the phase-detector and frequency-detector gains are independent of IC process parameters (transistor and passive element parameter values). In marked contrast, had a linear analog mixer and phase detector been designed, the loop bandwidth would have varied with variations of optical component parameters (hence, photocurrent amplitudes), and mixer and pream-




Fig. 4. Digitally limited I/Q signals for optical frequency offset. (a) Time-domain square wave. (b) Rotating constellation in the (I,Q) plane.




Fig. 5. Digital state rotation. (a) 180° rotation. (b) 90° rotation. (c) 270° rotation.

plifier gains. In this circumstance, precise control of the PLL bandwidth would have been difficult to obtain.

Subsequent to digital limiting, frequency shifts are introduced with a digital SSB mixer (Fig. 3). Given a positive laser frequency offset Δf , the I/Q photocurrents rotate counterclockwise through the points (1,1), (−1,1), (−1,−1), (1,−1) in the (I,Q) plane (Fig. 4). For a negative frequency offset, $-\Delta f$, this rotation reverses. For zero frequency offset, the constellation remains static at one of the four points as determined by the relative laser phases.

The digital SSB mixer provides a frequency offset by rotating this constellation in the opposing direction, producing a static output pair (I' , Q'). The mixer is formed of cascaded 180° and 90° rotation blocks. The 180° block rotates the (I,Q) state by 180° (i.e., $A \rightarrow C, B \rightarrow D$, etc.) when its input clock is 1, but provides no rotation when its input clock is 0. The 90° block rotates the (I,Q) state by 90° (i.e., $A \rightarrow B, B \rightarrow C$, etc.) when its input clock is 1, but provides no rotation when its input clock is 0. Applying high clock signals to both blocks rotates the state by 270° (Fig. 5). Applying periodically clock signals $f_{\text{clk}90}$, $f_{\text{clk}180}$ at a 2:1 frequency ratio to the 180° and 90° rotation blocks rotates the I'/Q' constellation and provides frequency shifts Δf ; these signals are derived from a static frequency divider [16], (Fig. 3). Inverting the sign of $f_{\text{clk}90}$, by changing the rotation control signal, inverts the rotation direction, and therefore, the sign of the frequency offset.

The PFD is an emitter-coupled logic (ECL) XOR gate with a delay line of 10 ps in the Q arm. This frequency detector




Fig. 6. SSB mixer at phase detection mode. Signal propagation as a function of various I/Q phases relative to clk_{90} . For 45° phase, a 50% duty cycle output signal with zero average dc.

permits automatic loop acquisition for offset frequencies below ± 50 GHz. To force equal transistor delays on both inputs, the gate uses two parallel multipliers with crossed inputs and shunt outputs. The small-signal analysis of the PFD is developed in (7).

In the phase-locked mode, i.e., when the laser offset, Δf , matches the clk_{90} frequency (i.e., $f_{\text{clk}90} = 2\Delta f$) under a suitable rotation control sign, the relative phase between the lasers will change the I/Q signals phase relative to clk_{90} and clk_{180} . This will eventually result in the (I' , Q') state oscillating at a frequency $2f_{\text{clk}90}$ between two adjacent states (A and B, B and C, etc.) with a duty cycle determined by the phase offset (Fig. 6). In this operation mode, either I' or Q' is constant, while the other signal oscillates between 1 and 0 at a frequency of $f_{\text{clk}90}$ with a duty cycle varying linearly with the phase offset. In this mode, the output of the XOR gate is a similar oscillating digital signal. For a 45° (I,Q) phase relative to clk_{90} , the oscillation has 50% duty cycle; hence, the PFD provides zero dc (average) output. This brings the system into lock. Since the PFD output is digital with only its pulse duty cycle varying as a function of loop phase offset, there is no dependence on the photocurrent magnitudes of the circuit's parameters.

In PLL frequency acquisition mode, which occurs when the frequency offset between the reference and the offset laser Δf does not match the clk_{90} frequency (i.e., $f_{\text{clk}90} \neq 2\Delta f$), the I' and Q' outputs are quadrature square waves whose frequency is error frequency (Fig. 7). Since the PFD output is formed by forming the XOR product of these signals after introducing a relative delay τ , the PFD output has a dc component varying as $\sin(2\pi\Delta f\tau)$ (7). This dc signal forces the RF and LO lasers into frequency synchronization at the offset frequency $f_{\text{clk}90}$, i.e., forces the loop into lock. The digital frequency-detector gain is independent of all optical or electronic IC parameters, except that of the delay line τ , and hence, is well controlled in the presence of normal optical and IC process parameter variations.

B. High-Frequency Digital Design

The circuit is a complex digital IC operating with digital signals over a dc–40-GHz range. Circuit design and layout required




Fig. 7. SSB mixer at frequency locking mode. $\Delta_f = 1$ GHz and $f_{clk90} = 3$ GHz. Since frequency lock occurs only for $\Delta_f = 1.5$ GHz, the (I', Q') state will rotate at the error frequency of 0.5 GHz.




Fig. 8. ECL two-level logic with double terminated line interconnects.

a combination of digital and controlled-impedance millimeter-wave techniques. The limiting amplifiers and buffers were implemented using differential ECL (Fig. 8). To avoid reduced circuit bandwidth from interconnect capacitance, all digital interconnects between the gate were implemented as double-terminated transmission lines (Fig. 8) [17]. This introduces a resistive 25- Ω load to the driving stage. By working in such a 50- Ω environment, the degradation increase in gate delay caused by driving a long line is simply $\tau = l/v$, where l is the length and v is the propagation velocity. In contrast, if the gate were instead loaded with resistance $R_L \gg Z_0$, the additional delay would be $R_L C_{wire} = (l/v)(R_L/Z_0)$ [18].

The ECL emitter followers are placed at gate inputs rather than gate outputs. If emitter followers are instead placed at gate outputs, their inductive output impedance can interact with any load capacitance to cause ringing or instability.

To fully switch a bipolar differential pair with large noise margin, a logic voltage swing of $\Delta V \approx 6 kT/q + 3I_0 R_{ex}$ is selected, where R_{ex} is the emitter access resistance and I_0 is the differential tail current. Based on an equivalent collector load resistor of 25 Ω , the differential pair tail current is $I_0 = 12$ mA. Transistors are sized to operate at current densities approaching the Kirk-effect limit [19].

Boolean logic, such as the 180° and 90° rotation blocks, XOR gate, and frequency divider are implemented in two-level differential ECL logic. To maintain a 50- Ω interconnect environment, these cells were placed along a 50- Ω double-terminated bus (Fig. 9). Interconnects from the gate to the bus present wiring




Fig. 9. (a) Gilbert cell as a building block for Boolean logic. (b) 90° rotation. (c) 180° rotation blocks schematics.

parasitics and are kept short. The typical length of such vertical stubs is 30 μm , much shorter than a typical wavelength of 2.5 mm at 40 GHz.

The two-level ECL cells [see Fig. 9(a)] have three inputs: two on the upper level (A,B) and one on the lower level (C). The lower level inputs have longer delay so when balanced delays are required, two parallel gates are used, with interchanged inputs and parallel outputs. Such realization was used with the PFD XOR gate.

High-frequency digital signal distribution (fan-out) was implemented by three techniques (Fig. 10). In the first method [see Fig. 10(a)], the fan-out is implemented by simply splitting the 50- Ω line into two high-impedance 100- Ω lines. The long line is correctly terminated in 50 Ω , while the driving buffer sees a total load of 25 Ω . The RC charging time is $\tau = 2C_L \cdot 25 \Omega$. The second technique [see Fig. 10(b)] uses a pair of 50- Ω lines, driven from a second gate. Each line, in the absence of the next stage capacitive loading, C_L (Fig. 10), is correctly terminated. The RC charging time is $\tau = 2C_L \cdot 25 \Omega$. Since the sending end of the transmission line is not correctly terminated, topologies shown in Fig. 10(a) and (c) suffer from round-trip pulse reflections if the CL is significant. This is eliminated in the




Fig. 10. Digital fan-out techniques. (a) Single-line fan-out. (b) Double-line fan-out. (c) Isolated double-line fan-out.




Fig. 11. Metal stack cross section. (a) M4 as a ground plane. (b) M3 as a ground plane.

final topology [see Fig. 10(c)] signals are split 2:1 locally and buffered with gates before distribution on 50-Ω doubly terminated interconnects. In this technique, the reflections are well controlled and the RC charging time is $\tau = C_L \cdot 25 \Omega$. The technique shown in Fig. 10(c) introduces additional power consumption and layout complexity.

The design of a 40-GHz digital logic with a synchronized clock network requires precise electromagnetic (EM) modeling and verification, obtained by the Agilent Momentum computer-aided design (CAD) tool. The top metal (M4) was assigned as a ground plane, while the majority of interconnects were implemented on M1 and M2 in a form of inverted thin-film microstrip lines [see Fig. 11(a)]. M3 was primarily used for local routing solutions and local interconnects within gates. The use of inverted microstrip allows narrow line spacing (approximately two times the line-to-ground distance: 8–10 μm), and continuous ground plane without breaks, maintaining ground integrity and avoiding ground bounce. The use of a bottom ground plane within a complex IC environment would eventually lead to a highly fragmented ground (Fig. 12), unable to provide parasitics free current return paths. Due to the thin dielectric, the top ground plane makes the ground via inductance negligible and




Fig. 12. (a) Top ground-plane versus (b) bottom ground-plane layout.

allows dense ground vias spacing, as requires in a complex IC. The drawbacks, however, of the thin dielectrics is the reduced line inductance, demanding thinner lines for high characteristics impedances. Thin lines also demonstrate increased skin loss and limit the maximum possible dc current [20].

Compared to M1, the dielectric thickness between M2 and the ground plane is smaller, creating difficulty in implementing high-impedance lines and leading to increased resistive losses. The power grid was routed on M1, crossing M1 lines with M3 bridges, and M2 from beneath. The crossovers of M1–M2 lines and M2–power lines introduce additional capacitance of $C_{\text{cross}} \approx 2 \text{ fF}$ for typical $5 \times 8 \mu\text{m}^2$ overlaps [see Fig. 11(a)]. This capacitance creates signal crosstalk.

The other possible wiring strategy is to assign M3 as a ground plane [see Fig. 11(b)] and to use M4 mainly as a power grid or for sensitive lines requiring complete crosstalk isolation. This approach completely eliminates the parasitic capacitance formed between the power and signal lines and greatly simplifies the design by separating the routing of power grids from signal lines. However, this methodology also has limitations. Due to a thinner dielectric, M2 lines are made narrower (3- μm wide for 50- Ω impedance), presenting even higher losses and unsuitable for long connections. Even with M1, the implementation of high-impedance lines becomes impossible. To provide a power path to active devices, M3 needs to be perforated to allow vias to pass through, consequently violating the unity of the ground plane. However, the impact of these openings on M3 can be neglected if they are local and small in size. Eventually, both of the M3 and M4 ground-plane approaches allow a full EM simulation to be performed on the entire interconnects, rather than separately modeling individual segments.

All of the in-cell and external transmission lines were individually EM modeled. Fig. 9(a) shows the in-cell lines, which are not terminated due to their lumped behavior ($\sim 30 \mu\text{m}$). However, both of them introduce capacitive and inductive parasitic loading with a delay and these effects must be taken into account for a precise simulation of the entire system.

The clock distribution network (Fig. 13) is the most critical part in terms of speed and timing precision. After the microwave offset reference has been split into 180° and 90° clocks, it must arrive in a synchronized fashion to both of the 180° and 90° rotation blocks. Each clock signal and its corresponding complementary must arrive simultaneously to all of the four ports at each rotation block (Fig. 13). In addition, clk_{90} must be delayed behind clk_{180} exactly the amount of time takes for the I/Q signal to pass the 180° rotation block and reach the 90° rotation block. This ensures synchronized operation of both of the rotation blocks on the same I/Q state. The delay was tuned




Fig. 13. Clock distribution diagram.




Fig. 14. Input biasing circuit.

by adjusting the line lengths as well as using buffer stacking. The clock network was implemented on M2, while the signal lines are mainly on M1. To maintain a symmetrical wiring structure and minimize the crossovers, the methodology shown in Fig. 10(b) was used for the final clock splitting. The IC demonstrates a total delay of 100 ps, reducing the limitation on wide-band loops design. Delays achieved by hybrid mixers and phase detectors are typically longer [1].

The input differential limiting amplifiers are designed to operate with unbalanced photodiodes PIC [11]; hence, a new biasing topology was proposed (Fig. 14). The dc current provided by the photodiodes is drawn by Q_1 and Q_2 , biasing the photodiodes at $V_X \approx -V_{EE} + 2V_{BE} \approx -2$ V, a dc voltage, enabling direct PIC–EIC connection without the use of dc blocks. In the differential operation mode, the node V_X becomes a virtual ground, providing a differential input impedance of $R_D = 50 \Omega$. A common mode signal will alter the V_X voltage, activating the $Q_3 - Q_{1,2}$ negative feedback loop, which results in the common mode current drawn by $Q_{1,2}$. Small-signal analysis shows a common mode input impedance of $R_C/2$. This way the common and the differential input impedances can be controlled separately.

IV. INDIUM–PHOSPHIDE (InP) HBT TECHNOLOGY

The IC presented in this study was implemented using InP HBT 0.5- μm emitter width technology [21], [22] with cutoff frequencies $f_t = 300$ GHz and $f_{\text{max}} = 300$ GHz.




Fig. 15. SSB mixer measurement setup.




Fig. 16. IC chip image.

A four-metal interconnect stack was used with metal–insulator–metal (MIM) capacitors of $0.3 \text{ fF}/\mu\text{m}^2$ implemented between the first and the second metal layers. Signal lines were implemented using metal 1 and metal 2 as inversed microstrips with metal 4 serving as a ground plane. The resistors were implemented by a $50\text{-}\Omega/\text{sq}$ thin-film deposition.

V. MEASUREMENT AND CHARACTERIZATION

The integrated SSB mixer chip was measured for phase and frequency detection. To separate the output's average component from the time-varying component, a bias-tee was used (Fig. 15). The average component was inspected using an Agilent SDO6104A real-time oscilloscope with a sampling rate of 4 GSa/s, while the time-varying component was inspected using an Agilent 86100A sampling oscilloscope with a 50-GHz HP 54752A sampling module. The optical I/Q signals were emulated by two R&S SMF 100A synchronized microwave synthesizers and the clk_{90} signal was supplied by a third, an Agilent N5183A synthesizer. The input power was set to -4 dBm for both the I/Q input and clk_{90} . Signals were delivered on-wafer using microwave wafer probes. The IC was biased by a negative power supply of -3.8 V and the overall dc power was 5.3 W. The IC photograph is shown in Fig. 16 and the total area is 1.8 mm^2 .




Fig. 17. PFD phase, frequency detection measurements. (*top*) Phase detection characteristic, measurement versus simulation for $\Delta f = 20$ GHz, $f_{clk90} = 40$ GHz (grey) and for $\Delta f = 15$ GHz, $f_{clk90} = 30$ GHz (black). (*bottom*) Frequency detection characteristic, measurement versus simulation for $\Delta f = 10$ GHz (black) and $\Delta f = 1$ GHz (grey).

The experimental and simulation results are shown in Fig. 17. In Fig. 17 (*top*), the PFD output is plotted as a function of phase difference with the emulated I/Q photocurrent signals set at 15 (20) GHz and with f_{clk90} set at 30 (40) GHz, i.e., with the system operating in phase-detection mode. The phase error signal varies ± 300 mV at 15-GHz offset and ± 120 mV at 20-GHz offset as the phase is varied through 360° . This indicates proper operation of the phase detector for frequency offsets as large as ± 20 GHz. The phase detection characteristic demonstrates periodicity of 180° , forming two stable points for the loop to lock; a property enables the system to lock on a binary phase-shift keying (BPSK) modulated signal, thus potentially turning the system into a WDM selectable channel receiver. A phase-detection characteristic forms a triangle wave with K_{PD} independent on inputs photocurrents. Such phase-detection behavior results from a phase error measure between the I/Q signal and the offset signal rather than the actual phase between the two lasers; a phase error changing the SSB mixer output duty cycle only.

In Fig. 17 (*bottom*), the PFD output is measured at laser offset frequencies of $\Delta f = 1$ and 10 GHz, by adjusting the SSB mixer LO frequency f_{clk90} . This measured the PFD characteristic in the frequency detection mode. The frequency detection characteristic shows frequency error detection over a ± 40 -GHz range, with zero frequency detector output when, as designed, the laser offset frequency is equal to $f_{clk90}/2$.

The PFD output time waveforms in phase detection mode, as a function of phase offset, for $\Delta f = 2$ GHz and $f_{clk90} = 4$ GHz are presented in Fig. 18. The output waveform duty cycle varies in a linear fashion as a function of phase offset, forming a triangle characteristic shown in Fig. 17. The ± 20 -GHz offset limit for phase detection operation might be explained by the quadrupled frequency beat note, produced at the output of the PFD at a phase detection mode (Fig. 18), pushing the gates to their speed limit (i.e., 80 GHz).




Fig. 18. PFD OUT measured waveforms in phase detection mode for $\Delta f = 2$ GHz and $f_{clk90} = 4$ GHz.




Fig. 19. PFD standalone frequency detection response, measurements versus simulation.

Standalone PFD measurements in frequency detection mode were also performed for ± 40 -GHz offset I/Q inputs. Fig. 19 demonstrates the measured triangular wave behavior with a ± 50 -GHz period when extrapolated. The ± 50 -GHz period is achieved by the 10-ps delay line $\sin(2\pi\Delta f\tau)$ [see (7)]. Modifying the delay line length will result in a tradeoff between the K_{FD} magnitude in the linear mode and the frequency acquisition range. The K_{FD} value and the triangular wave behavior are similar to Fig. 17 (*bottom*), only that the zero crossing point is shifted to the origin as expected for a PFD standalone.

The next 250-nm InP HBT technology node allows design of frequency dividers up to 204 GHz [16] and faster digital logic [18], [23], [24]. In complex ICs, however, the maximum clock rate might also be limited by fan-in, fan-out, gates delay or complex interconnects. By implementing the SSB mixer using the suggested technology it is possible to achieve clock rates of around 80–100 GHz for 40–50-GHz offset locking to meet the modern WDM standards.

A combined phase-frequency characteristic was also numerically generated using a behavioral model with $f_{clk90} = -10$ GHz (the negative sign denotes a rotation control bit “zero” value) (Fig. 20). The linear frequency detection characteristic crosses zero at $\Delta f = -5$ GHz, where the frequency locking occurs. At this point, the loop switches to a phase detection mode characterized by a triangle function. Yet the plot suggests another phase detection mode for $\Delta f = +5$ GHz as well. This parasitic phenomenon occurs due to the digital (versus linear) nature of the mixer; however, since the frequency detection curve does not cross zero at this offset frequency, a lock cannot occur, as was also shown experimentally [11].

As in the phase-lock state, the IC output produces an output beat note with f_{clk90} frequency (Fig. 6), any attempts to perform lock on frequency offsets lower than the loop bandwidth




Fig. 20. Numerical PFD simulation for simultaneous phase–frequency detection modes. The offset clock, f_{clk90} , was set to -10 GHz while the laser offset was swept over various phases and frequencies.




Fig. 21. Simplified offset locking experiment setup (Lu *et al.* [11]).

(f_{PLL}) will bring the loop to track the output beat note, driving the system into a direct laser modulation rather than locking. This behavior imposes a limitation on the lower limit of the frequency offsets range to be $\sim 2f_{PLL}$.

VI. SYSTEM EXPERIMENT

A system experiment comprising the reported SSB mixer IC was carried out by Lu *et al.* and was reported in [11].

The optical PLL was integrated on a 10×10 mm AlN carrier substrate. The system (Fig. 21) includes an InP photonic IC [8], the SSB mixer/phase–frequency detector IC described in this paper and an external 500-MHz loop bandwidth, feed-forward-compensated op-amp loop filter [10]. The photonic IC contains a tunable SG-DBR laser, an optical 90° hybrid, and four photodiodes for delivering a differential I/Q components of the lasers beat note.

The reference laser was provided to the photonic IC by an Agilent 8164B Lightwave Measurement System featuring a 100-kHz linewidth, while the offset frequency, clk_{90} , was set by an Agilent E8257D microwave signal generator. The local SG-DBR laser was coupled out and externally mixed with the reference laser for monitoring purposes. The linewidth of




Fig. 22. Electrical spectrum analyzer image of the two lasers beat note when phase locked with various frequency offsets (Lu *et al.* [11]).




Fig. 23. (*left*) Beat note spectrum of two lasers (*top*) and optical spectrum (*bottom*) when phase locked with $+6$ -GHz offset. (*right*) Beat note spectrum of two lasers (*top*) and optical spectrum (*bottom*) when phase locked with -6 -GHz offset. The reference laser has the higher power. Measured with 5-kHz resolution bandwidth (Lu *et al.* [11]).

an unlocked SG-DBR laser was above 100 MHz. The overall optical spectrum was inspected by an HP 70004A optical spectrum analyzer to verify a SSB locking nature, while the locked laser linewidth was measured by inspecting the mixed beat note using the R&S FSU spectrum analyzer.

The integrated SG-DBR laser was successfully phase locked to the reference with offsets ranging from -9 to $+7.5$ GHz (Fig. 22). The offset locking sign was set by applying proper rotation control signal and the system kept locked while the RF offset frequency (clk_{90}) was gradually swept both in the negative and positive ranges. To confirm the SSB fashion of locking, the optical spectrum was measured to compare the reference and the local laser wavelengths (Fig. 23). It was impossible to lock with frequency offsets as low as the loop bandwidth since the low-frequency beat note provided by the PFD cannot be integrated.

The phase noise of the optical PLL includes contributions from the RF source, the EIC, and the optical system (laser open loop noise divided by the loop transmission). Additional study on a full system characterization and phase-noise performance is currently carried out.

VII. CONCLUSION

We have demonstrated a novel broadband ± 20 -GHz optical frequency synthesis IC in 0.5- μm InP HBT technology. The all-digital mixer topology eliminates the dependency on input photocurrent, increases the offset locking range, and improves the design robustness by shifting to a digital domain. The IC is comprised of a SSB mixer and a Quadrator PFD with frequency acquisition range up to ± 40 GHz. A full integration of the mixer with the PFD drastically reduces the limitation on loop delay, making larger loop bandwidths possible.

ACKNOWLEDGMENT

The authors would like to thank Teledyne Scientific and Imaging, Thousand Oaks, CA, for MMIC fabrication.

REFERENCES

- [1] R. J. Steed, L. Ponnampalam, M. J. Fice, C. C. Renaud, D. C. Rogers, D. G. Moodie, G. D. Maxwell, I. F. Lealman, M. J. Robertson, L. Pavlovic, L. Naglic, M. Vidmar, and A. J. Seeds, "Hybrid integrated optical phase-lock loops for photonic terahertz sources," *IEEE J. Sel. Top. Quantum Electron.*, vol. 17, no. 1, pp. 210–217, Jan.–Feb. 2011.
- [2] R. J. Steed, F. Pozzi, M. J. Fice, C. C. Renaud, D. C. Rogers, I. F. Lealman, D. G. Moodie, P. J. Cannard, C. Lynch, L. Johnston, M. J. Robertson, R. Cronin, L. Pavlovic, L. Naglic, M. Vidmar, and A. J. Seeds, "Monolithically integrated heterodyne optical phase-lock loop with RF XOR phase detector," *Opt. Exp.*, vol. 19, Sep. 2011, Art. ID 20048.
- [3] M. Grant, W. Michie, and M. Fletcher, "The performance of optical phase-locked loops in the presence of nonnegligible loop propagation delay," *J. Lightw. Technol.*, vol. JLT-5, no. 4, pp. 592–597, Apr. 1987.
- [4] U. Gliese, T. N. Nielsen, M. Bruun, E. Lintz Christensen, K. E. Stubkjaer, S. Lindgren, and B. Broberg, "A wideband heterodyne optical phase-locked loop for generation of 3–18 GHz microwave carriers," *IEEE Photon. Technol. Lett.*, vol. 4, no. 8, pp. 936–938, Aug. 1992.
- [5] L. N. Langley, M. D. Elkin, C. Edge, M. J. Wale, U. Gliese, X. Huang, and A. J. Seeds, "Packaged semiconductor laser optical phase-locked loop (OPLL) for photonic generation, processing and transmission of microwave signals," *IEEE Trans. Microw. Theory Techn.*, vol. 47, no. 7, pp. 1257–1264, Jul. 1999.
- [6] S. Ristic, A. Bhardwaj, M. J. Rodwell, L. A. Coldren, and L. A. Johansson, "An optical phase-locked loop photonic integrated circuit," *J. Lightw. Technol.*, vol. 28, no. 4, pp. 526–538, Feb. 2010.
- [7] Z. F. Fan, P. J. S. Heim, and M. Dagenais, "Highly coherent RF signal generation by heterodyne optical phase locking of external cavity semiconductor lasers," *IEEE Photon. Technol. Lett.*, vol. 10, no. 5, pp. 719–721, May 1998.
- [8] M. Lu, A. Bhardwaj, A. Sivananthan, L. A. Johansson, H. Park, E. Bloch, M. J. Rodwell, and L. A. Coldren, "A widely-tunable integrated coherent optical receiver using a phase-locked loop," in *IEEE Photon. Conf.*, 2011, pp. 769–770.
- [9] E. Bloch, H. Park, M. Lu, T. Reed, Z. Griffith, L. A. Johansson, L. A. Coldren, D. Ritter, and M. J. Rodwell, "A 1–20 GHz InP HBT phase-lock-loop IC for optical wavelength synthesis," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 2012, pp. 1–3.
- [10] H. Park, M. Lu, E. Bloch, T. Reed, Z. Griffith, L. Johansson, L. Coldren, and M. Rodwell, "40 Gbit/s coherent optical receiver using a costas loop," in *Eur. Opt. Commun. Conf.*, Amsterdam, The Netherlands, 2012, Paper Th.3.A.2.
- [11] M. Lu, H. Park, E. Bloch, A. Sivananthan, A. Bhardwaj, Z. Griffith, L. A. Johansson, M. J. Rodwell, and L. A. Coldren, "Highly integrated optical heterodyne phase-locked loop with phase/frequency detection," *Opt. Exp.*, vol. 20, pp. 9736–9741, Apr. 2012.
- [12] B. Razavi, *Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design*. Piscataway, NJ: IEEE Press, 1996.
- [13] F. M. Gardner, *Phaselock Techniques*. New York: Wiley, 1979.
- [14] F. Gardner, "Properties of frequency difference detectors," *IEEE Trans. Commun.*, vol. COM-33, no. 2, pp. 131–138, Feb. 1985.
- [15] D. K. Weaver, "A third method of generation and detection of single-sideband signals," *Proc. IRE*, vol. 44, no. 12, pp. 1703–1705, Dec. 1956.
- [16] Z. Griffith, M. Urteaga, R. Pierson, P. Rowell, M. Rodwell, and B. Brar, "A 204.8 GHz static divide-by-8 frequency divider in 250 nm InP HBT," in *IEEE Compound Semicond. Integr. Circuit Symp.*, 2010, pp. 1–4.
- [17] Y. Betser, S. Jaganathan, T. Mathew, Q. Lee, J. Guthrie, D. Mensa, and M. J. W. Rodwell, "Low voltage swing techniques for 100 GHz logic," in *Int. Infrared Millim. Waves Conf.*, Monterey, CA, 1999.
- [18] Z. Griffith, Y. Dong, D. Scott, Y. Wei, N. Parthasarathy, M. Dahlstrom, C. Kadow, V. Paidi, M. J. W. Rodwell, M. Urteaga, R. Pierson, P. Rowell, B. Brar, S. Lee, N. X. Nguyen, and C. Nguyen, "Transistor and circuit design for 100–200-GHz ICs," *IEEE J. Solid-State Circuits*, vol. 40, no. 10, pp. 2061–2069, Oct. 2005.
- [19] M. Urteaga, S. Krishnan, D. Scott, Y. Wei, M. Dahlstrom, S. Lee, and M. J. W. Rodwell, "Submicron InP-based HBTs for ultrahigh frequency amplifiers," *Int. J. High Speed Electron. Syst.*, vol. 13, pp. 457–495, 2003.
- [20] M. J. W. Rodwell, S. Krishnan, M. Urteaga, Z. Griffith, M. Dahlstrom, Y. Wei, D. Scott, N. Parthasarathy, Y. Kim, and S. Lee, "Interconnects in 50–100 GHz integrated circuits," in *Int. Union Radio Sci.*, Maastrecht, The Netherlands, 2002.
- [21] M. Urteaga, R. Pierson, P. Rowell, M. Choe, D. Mensa, and B. Brar, "Advanced InP DHBT process for high speed LSI circuits," in *20th Int. Indium Phosphide and Rel. Mater. Conf.*, 2008, pp. 1–5.
- [22] M. Rodwell, E. Lind, Z. Griffith, A. M. Crook, S. R. Bank, U. Singiseti, M. Wistey, G. Burek, and A. C. Gossard, "On the feasibility of few-THz bipolar transistors," in *IEEE Bipolar/BiCMOS Circuits Technol. Meeting*, 2007, pp. 17–21.
- [23] Z. Griffith, M. Dahlstrom, M. J. W. Rodwell, X.-F. Fang, D. Lubyshchev, Y. Wu, J. M. Fastenau, and W. K. Liu, "InGaAs-InP DHBTs for increased digital IC bandwidth having a 391-GHz f_T and 505-GHz f_{max} ," *IEEE Electron Device Lett.*, vol. 26, no. 1, pp. 11–13, Jan. 2005.
- [24] M. Rodwell, Z. Griffith, V. Paidi, N. Parthasarathy, C. Sheldon, U. Singiseti, M. Urteaga, R. Pierson, P. Rowell, and B. Brar, "InP HBT digital ICs and MMICs in the 140–220 GHz band," in *Joint 30th Int. Infrared Millim. Waves Conf. and 13th Int. Terahertz Electron. Conf.*, 2005, vol. 2, pp. 620–621.



Eli Bloch received the B.Sc. and M.Sc. degrees in electrical engineering from the Technion–Israel Institute of Technology (IIT), Haifa, Israel, in 2006 and 2010, respectively, and is currently working toward the Ph.D degree in electrical engineering at the Technion–IIT.


From 2005 to 2007 he was with the Research and Development Laboratories, IBM, Haifa, Israel, where he was involved with analog and mixed-signal circuit design. His current research focuses on millimeter-wave and mixed-signal ICs,

based on InP/GaInAs HBTs, for optical coherent communication and optical phase locking.



Hyunchul Park received the B.S. and the M.S. degrees in electrical and computer engineering from Sungkyunkwan University, Suwon, Korea, in 2006 and 2008, respectively, and is currently working toward the Ph.D. degree in electrical and computer engineering at the University of California at Santa Barbara.

His past research interests include high-efficiency and power-amplifier designs. He is currently focused on high-speed IC designs for optical links and microwave/millimeter-wave communication systems.



Mingzhi Lu received the B.S. degree in electrical engineering from Southeast University, Nanjing, China, in 2008, and is currently working toward the Ph.D. degree in electrical engineering at the University of California at Santa Barbara.

His past research experience includes microwave and terahertz frequency-selective surfaces (FSSs) and metamaterials. He is currently focused on InGaAsP/InP-based photonic integrated coherent receivers and the optical PLL.



Thomas Reed (M'08) received the B.S. degree in electrical engineering from Brigham Young University, Provo, UT, in 2008, the M.S. degree in electrical engineering degree from the University of California at Santa Barbara (UCSB), in 2009, and is currently working toward the Ph.D. degree in electrical engineering at UCSB.

Since 2008, he has been a member of the High Frequency Electronics Group, UCSB. His research focuses on solid-state power amplifier and RF IC design using nanoscale HBT technologies at


millimeter-wave and sub-millimeter-wave frequencies.



Zach Griffith received the Ph.D. degree in electrical engineering from the University of California at Santa Barbara, in 2005. His doctoral research concerned the development of record bandwidth InP HBTs.

Since joining Teledyne Scientific and Imaging, Thousand Oaks, CA, in 2008, his efforts are focused on designing millimeter-wave op-amps for highly linear (>55 dBm OIP3), low-gigahertz amplification with low Pdc, as well as high millimeter-wave, sub-millimeter-wave power amplifiers. He has

authored or coauthored over 75 publications across these fields.



Leif A. Johansson (M'04) received the Ph.D. degree in engineering from University College London, London, U.K., in 2002.

He is currently a Research Scientist with the University of California at Santa Barbara. His current research interests include design and characterization of integrated photonic devices for analog and digital applications and analog photonic systems and sub-systems.



Larry A. Coldren (S'67–M'72–SM'77–F'82–LF'12) received the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA.

He is currently the Fred Kavli Professor of Optoelectronics and Sensors with the University of California at Santa Barbara (UCSB). He spent 13 years in research with Bell Laboratories prior to joining UCSB, in 1984, where he holds appointments in electrical and computer engineering and materials. He cofounded Optical Concepts (acquired as Gore Photonics), to develop novel vertical-cavity surface-emitting laser (VCSEL) technology, and later Agility Communications (acquired by JDSU), to develop widely tunable integrated transmitters. With Bell Laboratories, he was involved with surface acoustic wave (SAW) filters and tunable coupled-cavity lasers using novel reactive ion etching (RIE) technology. With UCSB, he has continued his involvement on multiple-section lasers, in 1988 inventing the widely tunable multielement mirror concept that is now used in numerous commercial products. He has also made seminal contributions to efficient VCSEL designs. His group continues efforts on high-performance InP-based PICs and high-speed VCSELs. He has authored or coauthored over 1000 journal and conference papers, a number of book chapters, and a textbook. He holds 64 patents.

Dr. Coldren is a Fellow of Optical Society of America (OSA) and the Institution of Electrical Engineers (IEE). He is a member of the National Academy of Engineering. He was a recipient of the 2004 John Tyndall Award and 2009 Aron Kressel Award.



Dan Ritter received the B.Sc., M.Sc., and Ph.D. degrees in electrical engineering from the Technion–Israel Institute of Technology (IIT), Haifa, Israel, in 1979, 1982, and 1988, respectively.

From 1988 to 1992, he performed postdoctoral research with AT&T Bell Laboratories, Murray Hill, NJ. In 1992, he joined the Department of Electrical Engineering, Technion–IIT, where he is currently a Professor. His fields of research are semiconductor epitaxial crystal growth, compound semiconductor devices, and high-speed circuits.



Mark Rodwell (M'89–SM'99–F'03) received the Ph.D. degree from Stanford University, Stanford, CA, in 1988.

He holds the Doluca Family Endowed Chair in Electrical and Computer Engineering with the University of California at Santa Barbara (UCSB). He directs the UCSB node of the National Science Foundation (NSF) Nanofabrication Infrastructure Network (NNIN), and the SRC Nonclassical CMOS Research Center. His research group works to extend the operation of ICs to the highest feasible

frequencies.

Prof. Rodwell was the recipient of the 2010 IEEE Sarnoff Award and the 2009 IEEE IPRM Conference Award for the development of InP-based bipolar IC technology, at both device and circuit design level, for millimeter-wave and sub-millimeter-wave applications. His group's work on GaAs Schottky-diode ICs for subpicosecond/millimeter-wave instrumentation was awarded the 1997 IEEE Microwave Prize and the 1998 European Microwave Conference Microwave Prize.